E2SWITCH
Energy Efficient Tunnel FET Switches and Circuits
| Coordinatore | ECOLE POLYTECHNIQUE FEDERALE DE LAUSANNE
Organization address
address: STI-IEL-Nanolab/Station 11 contact info |
| Nazionalità Coordinatore | Switzerland [CH] |
| Totale costo | 6˙216˙649 € |
| EC contributo | 4˙374˙000 € |
| Programma | FP7-ICT
Specific Programme "Cooperation": Information and communication technologies |
| Code Call | FP7-ICT-2013-11 |
| Funding Scheme | CP |
| Anno di inizio | 2013 |
| Periodo (anno-mese-giorno) | 2013-11-01 - 2017-04-30 |
Partecipanti
| # | ||||
|---|---|---|---|---|
| 1 |
ECOLE POLYTECHNIQUE FEDERALE DE LAUSANNE
Organization address
address: STI-IEL-Nanolab/Station 11 contact info |
CH (Lausanne) | coordinator | 0.00 |
| 2 |
ALMA MATER STUDIORUM-UNIVERSITA DI BOLOGNA
Organization address
address: Via Zamboni contact info |
IT (BOLOGNA) | participant | 0.00 |
| 3 |
CAMBRIDGE CMOS SENSORS LIMITED
Organization address
address: ST ANDREWS STREET, ST ANDREWS HOUSE contact info |
UK (CAMBRIDGE) | participant | 0.00 |
| 4 |
CONSORZIO NAZIONALE INTERUNIVERSITARIO PER LA NANOELETTRONICA
Organization address
address: VIA TOFFANO contact info |
IT (BOLOGNA) | participant | 0.00 |
| 5 |
EIDGENOESSISCHE TECHNISCHE HOCHSCHULE ZURICH
Organization address
address: Raemistrasse contact info |
CH (ZUERICH) | participant | 0.00 |
| 6 |
FORSCHUNGSZENTRUM JULICH GMBH
Organization address
address: WILHELM JOHNEN STRASSE contact info |
DE (JUELICH) | participant | 0.00 |
| 7 |
IBM RESEARCH GMBH
Organization address
address: SAEUMERSTRASSE contact info |
CH (RUESCHLIKON) | participant | 0.00 |
| 8 |
INTERUNIVERSITAIR MICRO-ELECTRONICA CENTRUM VZW
Organization address
address: Kapeldreef contact info |
BE (LEUVEN) | participant | 0.00 |
| 9 |
LUNDS UNIVERSITET
Organization address
address: Paradisgatan contact info |
SE (LUND) | participant | 0.00 |
| 10 |
SCIPROM SARL
Organization address
address: RUE DU CENTRE contact info |
CH (Saint-Sulpice) | participant | 0.00 |
| 11 |
UNIVERSITA DEGLI STUDI DI UDINE
Organization address
address: VIA PALLADIO contact info |
IT (UDINE) | participant | 0.00 |
Mappa
Word cloud
Esplora la "nuvola delle parole (Word Cloud) per avere un'idea di massima del progetto.
Obiettivo del progetto (Objective)
E2SWITCH focuses on Tunnel FET (TFETs) as most promising energy efficient device candidates able to reduce the voltage supply of integrated circuits (ICs) below 0.25V and make them significantly more energy efficient by exploiting strained SiGe/Ge and III-V platforms, with CMOS technological compatibility. A full optimization and DC/AC benchmarking for complementary n- and p-type TFETs, integrated on the same fabrication platform, is proposed. Compact models are developed and implemented in Verilog A, for portability, to support the design of low power ICs with CMOS architectural compatibility for: (i) digital and (ii) analog/RF. The device scalability, operational reliability and the operation from room to high temperature, as required by ITRS metrics, are priorities of our investigations. In order to push even more the III-V and SiGe/Ge TFET performance we propose to study, optimize and experimentally validate new device concepts such as a Density-Of-State (DOS) switch exploiting the effect of dimensionality. The DOS switch will deliver deep subthermal switching (subthreshold swing less than 10mV/decade, for at least four decades of current).An advanced TCAD simulation platform is developed for the selected material systems, able to capture quantum effects and to accurately predict the influence of dimensionality. TCAD will also support the optimization of TFETs on the two proposed material platforms, with emphasis on the role of strain and on the alignment between the tunneling path and the electric field.A full set of characterization techniques including DC, AC, low frequency noise, RF measurements (S-parameters) and large range of temperature is foreseen to support the device optimization, parameter extraction and the calibration of the compact models.We will deliver very first full digital and analog circuit demonstrators and will benchmark their operational performance, reliability and robustness compared to equivalent CMOS technology nodes.