ICESTARS
Integrated Circuit/EM Simulation and design Technologies for Advanced Radio Systems-on-chip
| Coordinatore | NXP SEMICONDUCTORS NETHERLANDS BV
Organization address
address: Hight Tech Campus 46 room 2.210 contact info |
| Nazionalità Coordinatore | Netherlands [NL] |
| Totale costo | 4˙077˙063 € |
| EC contributo | 2˙800˙000 € |
| Programma | FP7-ICT
Specific Programme "Cooperation": Information and communication technologies |
| Code Call | FP7-ICT-2007-1 |
| Funding Scheme | CP |
| Anno di inizio | 2008 |
| Periodo (anno-mese-giorno) | 2008-02-01 - 2010-10-31 |
Partecipanti
| # | ||||
|---|---|---|---|---|
| 1 | NXP SEMICONDUCTORS NETHERLANDS BV | NL | coordinator | 0.00 |
| 2 |
AALTO-KORKEAKOULUSAATIO
Organization address
address: OTAKAARI contact info |
FI (AALTO) | participant | 0.00 |
| 3 |
AWR-APLAC OY
Organization address
address: LARS SONCKIN KAARI 16 contact info |
FI (ESPOO) | participant | 0.00 |
| 4 |
BERGISCHE UNIVERSITAET WUPPERTAL
Organization address
address: GAUSS-STRASSE 20 contact info |
DE (WUPPERTAL) | participant | 0.00 |
| 5 |
FF OO FORSCHUNGS & ENTWICKLUNGS GMBH
Organization address
address: FRANZ-FRITSCH-STRASSE 11 / 3 contact info |
AT (WELS) | participant | 0.00 |
| 6 |
INFINEON TECHNOLOGIES AG
Organization address
address: Am Campeon 1-12 contact info |
DE (Neubiberg) | participant | 0.00 |
| 7 |
MAGWEL NV
Organization address
address: KAPELDREEF, 75 contact info |
BE (HEVERLEE) | participant | 0.00 |
| 8 |
OULUN YLIOPISTO
Organization address
address: PENTTI KAITERAN KATU 1 contact info |
FI (OULU) | participant | 0.00 |
| 9 |
QIMONDA AG
Organization address
address: GUSTAV-HEINEMANN-RING 212 contact info |
DE (MUENCHEN) | participant | 0.00 |
| 10 |
UNIVERSITAET ZU KOELN
Organization address
address: ALBERTUS-MAGNUS-PLATZ contact info |
DE (KOELN) | participant | 0.00 |
Mappa
Word cloud
Esplora la "nuvola delle parole (Word Cloud) per avere un'idea di massima del progetto.
Obiettivo del progetto (Objective)
A big challenge awaits for technological developments to keep up with the demands in the market due to both the large variety of wireless communication channels as well as the fact that they are essentially all used at the same time by widely varying applications. For planned developments of wireless communication channels in the SHF and EHF bands, IC design automation tools are indispensable. These tools are needed to develop nanoscale designs of unprecedented complexity and performance and, in addition, enable the achievement of single-pass design success to avoid costly re-spins and the loss of market opportunities.nCurrently it is impossible to provide accurate simulations of such a system, or even a smaller section of it encompassing just the RF front-end. The advent of multi-standard and software defined radios requires a new generation of transceiver architectures and corresponding CAD tools. Dealing with centre frequencies in the GHz range, the noise figure is a limitation for state-of-the-art designs. Many transceivers have to work in a mobile environment. Therefore low power consumption is mandatory which must be traded off with the circuit's linearity and gain.nThe key for enabling the realisation of single-chip integration of high-GHz wireless modules is resolving the shortcomings in available design flows. According to the 2006 Sematech roadmap this step in technology requires novel CAD tools and mathematical methods to deal with analogue/digital mixed signal simulation, with challenges in system design and methodologies, parasitic extraction, device and EM simulation, model extraction and optimisation tools. The ICESTARS project will deliver the methodologies and prototype tools to make this possible, by combining the research results of several domains to achieve a clear view on the dependencies between different parts of the complete RF design.