Opendata, web and dolomites


Negative capacitor based on a ferroelectric nano-dot

Total Cost €


EC-Contrib. €






Project "NegCap" data sheet

The following table provides information about the project.


Organization address
address: RAMAT AVIV
city: TEL AVIV
postcode: 69978

contact info
title: n.a.
name: n.a.
surname: n.a.
function: n.a.
email: n.a.
telephone: n.a.
fax: n.a.

 Coordinator Country Israel [IL]
 Total cost 150˙000 €
 EC max contribution 150˙000 € (100%)
 Programme 1. H2020-EU.1.1. (EXCELLENT SCIENCE - European Research Council (ERC))
 Code Call ERC-2017-PoC
 Funding Scheme ERC-POC
 Starting year 2018
 Duration (year-month-day) from 2018-05-01   to  2019-10-31


Take a look of project's partnership.

# participants  country  role  EC contrib. [€] 
1    TEL AVIV UNIVERSITY IL (TEL AVIV) coordinator 150˙000.00


 Project objective

One of the most exciting proposed solutions to the approaching limit of down-scaling in microelectronics (so-called “end of Moore’s law”) consists of the use of negative capacitors, [NegCap]s. When a NegCap is placed between the gate and the channel of a FET (field-effect transistor), the applied voltage on the gate is strongly amplified on the channel. Therefore, it is possible to reduce substantially the applied gate voltage, yet keeping the voltage on the gate sufficiently high for on/off switching of the FET. To continue the scaling down of basic electronic components such as FET, reduction of the applied voltage is essential in order to avoid overheating due to the too high power dissipation in the ultra high-density circuits. On the other hand, due to fundamental laws of physics, a minimum voltage of 60mV/decade is necessary for operation of the FET with currently available technologies. A way to solve these conflicting needs is to reduce the gate voltage and in parallel use a NegCap that will amplify the voltage on the channel. But how to get a negative capacitor? In 2008 Salahuddin and Datta proposed to make NegCap using a ferroelectric capacitor. However, so far, experimental attempts failed to show the stable negative capacitance necessary for the voltage amplification on the FET gate. The key problem is that the ferroelectric splits into domains, which cancels the stabilized negative capacitance effect. In our ERC-AdG project (“MOBILE-W”), we conceived a concept, supported by theory and modelling, that allows the fabrication of negative capacitors in which splitting to domains is prohibited. Here we aim to demonstrate this experimentally providing proof of concept, and find suitable framework and partners to translate our concept into commercial products. We believe that this will solve one of the major road-blocks for further scaling down of microelectronic circuits.

Are you the coordinator (or a participant) of this project? Plaese send me more information about the "NEGCAP" project.

For instance: the website url (it has not provided by EU-opendata yet), the logo, a more detailed description of the project (in plain text as a rtf file or a word file), some pictures (as picture files, not embedded into any word file), twitter account, linkedin page, etc.

Send me an  email ( and I put them in your project's page as son as possible.

Thanks. And then put a link of this page into your project's website.

The information about "NEGCAP" are provided by the European Opendata Portal: CORDIS opendata.

More projects from the same programme (H2020-EU.1.1.)

EvolPhysiol (2019)

Evolution of Physiology: The link between Earth and Life

Read More  

VictPart (2019)

Righting Victim Participation in Transitional Justice

Read More  

QUBE (2019)

Quantum technology with carbon nanotUBEs

Read More