EXAFLOW

Reconfigurable non-von-Neumann Accelerators

Coordinatore	TECHNION - ISRAEL INSTITUTE OF TECHNOLOGY    more  Organization address address: TECHNION CITY - SENATE BUILDING city: HAIFA postcode: 32000 contact info Titolo: Mr. Nome: Mark Cognome: Davison Email: send email Telefono: +972 4 8293097 Fax: +972 4 8232958
Nazionalità Coordinatore	Israel [IL]
Totale costo	100˙000 €
EC contributo	100˙000 €
Programma	FP7-PEOPLE Specific programme "People" implementing the Seventh Framework Programme of the European Community for research, technological development and demonstration activities (2007 to 2013)
Code Call	FP7-PEOPLE-2012-CIG
Funding Scheme	MC-CIG
Anno di inizio	2013
Periodo (anno-mese-giorno)	2013-10-01   -   2017-09-30

 Partecipanti

#	participant	country	role	EC contrib. [€]
1	TECHNION - ISRAEL INSTITUTE OF TECHNOLOGY  Organization address address: TECHNION CITY - SENATE BUILDING city: HAIFA postcode: 32000 contact info Titolo: Mr. Nome: Mark Cognome: Davison Email: send email Telefono: +972 4 8293097 Fax: +972 4 8232958	IL (HAIFA)	coordinator	100˙000.00

Mappa

 Word cloud

Esplora la "nuvola delle parole (Word Cloud) per avere un'idea di massima del progetto.

 Obiettivo del progetto (Objective)

'Computer architects are facing two critical challenges when designing parallel architectures - making them both dramatically more power efficient and far more easy to program. These challenges, often referred to as the power and programmability walls, already bring forth two orthogonal paradigm shifts in parallel programming and computer architecture.

On the one hand, the parallel programming world is turning towards task-based parallel programming models, which direct programmers to decompose their program into computational tasks that can execute in an asynchronous manner. On the other hand, power limitations and inefficiencies inherent to von-Neumann architectures motivate the exploration of novel programmable accelerators.

In this research, whose focus stems from the culmination of the above trends, we will focus on the exploration and design of high-performance, power-efficient compute fabric that is tuned to efficient execution of encapsulated computational tasks. To achieve high-performance as well as power efficiency, the fabric will be based the dataflow computing model, which potentially offers great power and performance potential over traditional von-Neumann architectures.

The research will focus on the development of a novel single-graph multiple-flows (SGMF) reconfigurable accelerator model that combines task-level parallelism with power-efficient data graph execution. The SGMF model identifies multiple instances of a computational task type and maps their shared data graph representation onto a grid of simple functional units. The grid then concurrently streams multiple data graph instances thus executes tasks in parallel. SGMF therefore offers a general-purpose, power-efficient dataflow alternative for the increasingly popular single-instruction multiple-thread (SIMT) model.'