Explore the words cloud of the WiPLASH project. It provides you a very rough idea of what is the project "WiPLASH" about.
The following table provides information about the project.
UNIVERSITAT POLITECNICA DE CATALUNYA
|Coordinator Country||Spain [ES]|
|Total cost||2˙994˙765 €|
|EC max contribution||2˙994˙765 € (100%)|
1. H2020-EU.1.2.1. (FET Open)
|Duration (year-month-day)||from 2019-10-01 to 2022-09-30|
Take a look of project's partnership.
|1||UNIVERSITAT POLITECNICA DE CATALUNYA||ES (BARCELONA)||coordinator||351˙375.00|
|2||GESELLSCHAFT FUR ANGEWANDTE MIKRO UND OPTOELEKTRONIK MIT BESCHRANKTERHAFTUNG AMO GMBH||DE (AACHEN)||participant||581˙250.00|
|3||IBM RESEARCH GMBH||CH (RUESCHLIKON)||participant||507˙450.00|
|4||RHEINISCH-WESTFAELISCHE TECHNISCHE HOCHSCHULE AACHEN||DE (AACHEN)||participant||423˙437.00|
|5||UNIVERSITAET SIEGEN||DE (SIEGEN)||participant||417˙252.00|
|6||ECOLE POLYTECHNIQUE FEDERALE DE LAUSANNE||CH (LAUSANNE)||participant||385˙250.00|
|7||ALMA MATER STUDIORUM - UNIVERSITA DI BOLOGNA||IT (BOLOGNA)||participant||328˙750.00|
The main design principles in computer architecture have shifted from a monolithic scaling-driven approach towards an emergence of heterogeneous architectures that tightly co-integrate multiple specialized computing and memory units. This is motivated by the urgent need of very high parallelism and by energy constraints. This heterogeneous hardware specialization requires interconnection mechanisms that integrate the architecture. State-of-the-art approaches are 3D stacking and 2.D architectures complemented with a Network-on-Chip (NoC) to interconnect the components. However, such interconnects are fundamentally monolithic and rigid, and are unable to provide the efficiency and architectural flexibility required by current and future key ICT applications. The main challenge is to introduce diversification and specialization in heterogeneous processor architectures while ensuring their generality and scalability.
In order to achieve this, the WiPLASH project aims to pioneer an on-chip wireless communication plane able to provide architectural plasticity, reconfigurability and adaptation to the application requirements with near-ASIC efficiency but without any loss of generality. For this, the WiPLASH consortium will provide solid experimental foundations of the key enablers of on-chip wireless communication at the functional unit level as well as their technological and architectural integration. The main goals are: (i) prototype a miniaturized and tunable graphene antenna in the terahertz band, (ii) co-integrate graphene RF components with submillimeter-wave transceivers and (iii) demonstrate low-power reconfigurable wireless chip-scale networks. The culminating goal is to demonstrate that the wireless plane offers the plasticity required by future computing platforms by improving at least one key application (mainly biologically-plausible deep learning architectures) by 10X in terms of execution speed and energy-delay product over a state-of-the-art baseline.
Are you the coordinator (or a participant) of this project? Plaese send me more information about the "WIPLASH" project.
For instance: the website url (it has not provided by EU-opendata yet), the logo, a more detailed description of the project (in plain text as a rtf file or a word file), some pictures (as picture files, not embedded into any word file), twitter account, linkedin page, etc.
Send me an email (firstname.lastname@example.org) and I put them in your project's page as son as possible.
Thanks. And then put a link of this page into your project's website.
The information about "WIPLASH" are provided by the European Opendata Portal: CORDIS opendata.