Opendata, web and dolomites


Self-Injection-Locked Integrated Analog-to-Digital Converter

Total Cost €


EC-Contrib. €






 SILICON project word cloud

Explore the words cloud of the SILICON project. It provides you a very rough idea of what is the project "SILICON" about.

plan    waveform    oscillating    mainstream    circuit    attempting    leaders    operation    network    locking    opamps    career    frequency    made    adding    plls    energy    hardware    standpoint    self    data    giving    digital    internet    adc    soon    signaling    iot    thousands    signal    sil    input    injection    personalised    integration    versus    circuits    certain    efficiency    adcs    time    autonomous    forming    ics    shown    fundamental    highest    physical    things    oscillator    industry    analog    techniques    silicon    rf    training    purpose    academic    hybrid    technique    compensate    blocks    communication    mathematically    exploited    performance    edge    vco    world    architecture    accordingly    transceivers    exchanging    delayed    scaling    nonlinear    building    quantity    inexpensive    converters    relationship    class    mode    limitations    mitigate    wireless    small    devise    amplitude    injected    attempts    demand    filters    topologies    resonating    cutting    area    overcome    reasonably    predictable    detector    linear   

Project "SILICON" data sheet

The following table provides information about the project.


Organization address
address: BELFIELD
city: DUBLIN
postcode: 4

contact info
title: n.a.
name: n.a.
surname: n.a.
function: n.a.
email: n.a.
telephone: n.a.
fax: n.a.

 Coordinator Country Ireland [IE]
 Project website
 Total cost 175˙866 €
 EC max contribution 175˙866 € (100%)
 Programme 1. H2020-EU.1.3.2. (Nurturing excellence by means of cross-border and cross-sector mobility)
 Code Call H2020-MSCA-IF-2016
 Funding Scheme MSCA-IF-EF-ST
 Starting year 2017
 Duration (year-month-day) from 2017-04-01   to  2019-03-31


Take a look of project's partnership.

# participants  country  role  EC contrib. [€] 


 Project objective

The Internet-of-Things (IoT) will soon represent the main target application of ICs, involving thousands of autonomous devices forming a large communication network for the purpose of exchanging/processing information about the physical world. From a hardware standpoint, the RF wireless transceivers of IoT devices demand the highest possible energy efficiency and a small area to enable inexpensive large-scale integration. Since analog/RF building blocks must be integrated with the mainstream digital technology, new circuit topologies and techniques must be adopted. The time-mode signaling, recently exploited in all-digital PLLs, data converters (the so called time-mode or VCO-based ADCs), opamps and filters, allows the performance of “analog” circuits to improve with the technology scaling. The proposed research focuses on a novel architecture of time-mode ADC, attempting to mitigate the fundamental limitations of such class of converters (i.e. the highly nonlinear VCO) by exploiting advanced RF techniques, thus giving rise to a hybrid time/frequency-mode operation. Studies have shown that by injection-locking an oscillator to its own delayed resonating waveform (self-injection-locking, SIL), the oscillating frequency can be made reasonably linear versus only two well-controlled parameters (i.e. the amplitude and phase of the self-injected signal). The SIL technique will be exploited to achieve a known, predictable relationship between the oscillating frequency and a certain analog quantity (i.e. the input signal). Accordingly, the proposed research attempts to mathematically overcome, and not to compensate accordingly, the nonlinear characteristic of an oscillator. By adding a simple digital frequency detector, SILICON has potential to devise a new class of data converters, the SIL-ADCs. It will also provide the applicant with cutting edge training from academic & industry leaders in the field which will be implemented using a personalised career development plan.


year authors and title journal last update
List of publications.
2018 Hongying Wang, Filippo Schembari, Marek Miskowicz, Robert Bogdan Staszewski
An Adaptive-Resolution Quasi-Level-Crossing-Sampling ADC Based on Residue Quantization in 28-nm CMOS
published pages: 178-181, ISSN: 2573-9603, DOI: 10.1109/lssc.2019.2899723
IEEE Solid-State Circuits Letters 1/8 2019-10-07
2019 Viet Nguyen, Filippo Schembari, Robert Bogdan Staszewski
A 0.2-V 30-MS/s 11b-ENOB Open-Loop VCO-Based ADC in 28-nm CMOS
published pages: 1-1, ISSN: 2573-9603, DOI: 10.1109/lssc.2019.2906777
IEEE Solid-State Circuits Letters 2019-10-07

Are you the coordinator (or a participant) of this project? Plaese send me more information about the "SILICON" project.

For instance: the website url (it has not provided by EU-opendata yet), the logo, a more detailed description of the project (in plain text as a rtf file or a word file), some pictures (as picture files, not embedded into any word file), twitter account, linkedin page, etc.

Send me an  email ( and I put them in your project's page as son as possible.

Thanks. And then put a link of this page into your project's website.

The information about "SILICON" are provided by the European Opendata Portal: CORDIS opendata.

More projects from the same programme (H2020-EU.1.3.2.)

NaWaTL (2020)

Narrative, Writing, and the Teotihuacan Language: Exploring Language History Through Phylogenetics, Epigraphy and Iconography

Read More  

uTSSreg (2020)

Regulation of mammalian genes by new classes of promoter proximal transcription start sites

Read More  

NPsVLCD (2019)

Natural Product-Inspired Therapies for Leishmaniasis and Chagas Disease

Read More