Opendata, web and dolomites

Codasip SIGNED

RISC-V Digital Architecture for the Next Generation of Connected Era

Total Cost €

0

EC-Contrib. €

0

Partnership

0

Views

0

 Codasip project word cloud

Explore the words cloud of the Codasip project. It provides you a very rough idea of what is the project "Codasip" about.

consisting    uniquely    gate    dsp    inefficient    processors    industry    rising    communications    licensable    offers    made    squeezed    technologies    anymore    sensors    companies    customer    codasip    speed    building    compete    plethora    broad    connected    small    services    industries    semiconductor    consumption    carry    functions    put    markets    decryption    wireless    iot    data    failing    risc    capture    derivatives    tailorable    handle    count    competitors    teams    customers    commercial    ai    efficient    durability    performance    skilled    changing    encryption    multitude    device    footprint    everything    core    chip    processor    proposition    compelling    experts    providers    purpose    cores    chips    japan    portfolio    economical    suiting    internet    legacy    differentiate    created    price    miniaturization    blocks    ip    players    configurability    custom    at    secure    power    frequency    5g    rely    domain    solution    convenient    energy    people    keeps    demand    global    holding    matters    position    electronic    margins   

Project "Codasip" data sheet

The following table provides information about the project.

Coordinator
CODASIP GMBH 

Organization address
address: PAUL-GERHARDT-ALLEE 50
city: MUNCHEN
postcode: 81245
website: n.a.

contact info
title: n.a.
name: n.a.
surname: n.a.
function: n.a.
email: n.a.
telephone: n.a.
fax: n.a.

 Coordinator Country Germany [DE]
 Total cost 9˙470˙000 €
 EC max contribution 2˙499˙999 € (26%)
 Programme 1. H2020-EU.3. (PRIORITY 'Societal challenges)
2. H2020-EU.2.3. (INDUSTRIAL LEADERSHIP - Innovation In SMEs)
3. H2020-EU.2.1. (INDUSTRIAL LEADERSHIP - Leadership in enabling and industrial technologies)
 Code Call H2020-SMEInst-2018-2020-2
 Funding Scheme SME-2
 Starting year 2020
 Duration (year-month-day) from 2020-01-01   to  2021-06-30

 Partnership

Take a look of project's partnership.

# participants  country  role  EC contrib. [€] 
1    CODASIP GMBH DE (MUNCHEN) coordinator 236˙000.00
2    CODASIP S R O CZ (BRNO) participant 2˙263˙999.00

Map

 Project objective

At the core of every electronic device, enabling a product to be connected to the Internet, is an embedded processor. IoT, AI, 5G, data encryption/decryption etc., they all rely on power-efficient, secure, and economical embedded processors to carry out their important on-chip functions. These technologies are changing everything about semiconductor industry. The speed is not what matters the most anymore. Energy consumption, durability, miniaturization and configurability are greatly important as these chips are being put into multitude of industries & plethora of applications. General-purpose chips just would not do it – they could handle each of tasks; however, they would be large and power inefficient. Thus the demand for custom chips keeps rising. The industry players will compete based on the best chip for specific purpose - what data capture & communications services their chips enable, at what cost. For companies failing to differentiate their products because they are using the same IP building blocks as their competitors and those with margins squeezed by legacy providers, Codasip offers a compelling value proposition: a processor IP with very high performance, very low power consumption, fully tailorable so that it can be made uniquely for each customer and application domain for convenient price. We created a broad portfolio of licensable RISC-V processors IP consisting of several RISC-V derivatives for a broad range of application requirements, from very small-footprint and low-gate-count cores, to high-performance, high-frequency cores with advanced DSP capabilities, suiting from wireless sensors to 5G and AI chips. We are the experts in processor design, holding the leading position in RISC-V processor IP. Key to our success are highly skilled people developing our solution, understanding emerging technologies and making us compete with the best of the best. Our commercial teams make us reach global markets, with customers as far as Japan or US.

Are you the coordinator (or a participant) of this project? Plaese send me more information about the "CODASIP" project.

For instance: the website url (it has not provided by EU-opendata yet), the logo, a more detailed description of the project (in plain text as a rtf file or a word file), some pictures (as picture files, not embedded into any word file), twitter account, linkedin page, etc.

Send me an  email (fabio@fabiodisconzi.com) and I put them in your project's page as son as possible.

Thanks. And then put a link of this page into your project's website.

The information about "CODASIP" are provided by the European Opendata Portal: CORDIS opendata.

More projects from the same programme (H2020-EU.3.;H2020-EU.2.3.;H2020-EU.2.1.)

ALR4000 (2019)

Automated LCD Recycling series 4000

Read More  

Savesight (2020)

Contact lens embedded sensor for ocular hypertension and glaucoma monitoring

Read More  

Proteus 25 (2018)

Developing the world’s first food wrapping machine with organic film

Read More