Opendata, web and dolomites

Codasip SIGNED

RISC-V Digital Architecture for the Next Generation of Connected Era

Total Cost €

0

EC-Contrib. €

0

Partnership

0

Views

0

 Codasip project word cloud

Explore the words cloud of the Codasip project. It provides you a very rough idea of what is the project "Codasip" about.

rely    experts    skilled    suiting    cores    configurability    custom    japan    made    tailorable    power    purpose    consumption    plethora    solution    energy    semiconductor    rising    legacy    people    customer    companies    compete    processors    licensable    speed    providers    efficient    dsp    teams    ai    position    count    commercial    broad    footprint    players    sensors    blocks    communications    secure    demand    handle    industry    services    decryption    matters    building    price    changing    portfolio    holding    5g    squeezed    performance    industries    competitors    frequency    uniquely    encryption    iot    global    compelling    ip    codasip    risc    everything    economical    connected    miniaturization    offers    capture    gate    durability    proposition    created    consisting    domain    functions    data    core    small    convenient    carry    keeps    at    chips    electronic    differentiate    processor    inefficient    wireless    put    multitude    markets    technologies    derivatives    anymore    device    customers    internet    margins    failing    chip   

Project "Codasip" data sheet

The following table provides information about the project.

Coordinator
CODASIP GMBH 

Organization address
address: PAUL-GERHARDT-ALLEE 50
city: MUNCHEN
postcode: 81245
website: n.a.

contact info
title: n.a.
name: n.a.
surname: n.a.
function: n.a.
email: n.a.
telephone: n.a.
fax: n.a.

 Coordinator Country Germany [DE]
 Total cost 9˙470˙000 €
 EC max contribution 2˙499˙999 € (26%)
 Programme 1. H2020-EU.3. (PRIORITY 'Societal challenges)
2. H2020-EU.2.3. (INDUSTRIAL LEADERSHIP - Innovation In SMEs)
3. H2020-EU.2.1. (INDUSTRIAL LEADERSHIP - Leadership in enabling and industrial technologies)
 Code Call H2020-SMEInst-2018-2020-2
 Funding Scheme SME-2
 Starting year 2020
 Duration (year-month-day) from 2020-01-01   to  2021-06-30

 Partnership

Take a look of project's partnership.

# participants  country  role  EC contrib. [€] 
1    CODASIP GMBH DE (MUNCHEN) coordinator 236˙000.00
2    CODASIP S R O CZ (BRNO) participant 2˙263˙999.00

Map

 Project objective

At the core of every electronic device, enabling a product to be connected to the Internet, is an embedded processor. IoT, AI, 5G, data encryption/decryption etc., they all rely on power-efficient, secure, and economical embedded processors to carry out their important on-chip functions. These technologies are changing everything about semiconductor industry. The speed is not what matters the most anymore. Energy consumption, durability, miniaturization and configurability are greatly important as these chips are being put into multitude of industries & plethora of applications. General-purpose chips just would not do it – they could handle each of tasks; however, they would be large and power inefficient. Thus the demand for custom chips keeps rising. The industry players will compete based on the best chip for specific purpose - what data capture & communications services their chips enable, at what cost. For companies failing to differentiate their products because they are using the same IP building blocks as their competitors and those with margins squeezed by legacy providers, Codasip offers a compelling value proposition: a processor IP with very high performance, very low power consumption, fully tailorable so that it can be made uniquely for each customer and application domain for convenient price. We created a broad portfolio of licensable RISC-V processors IP consisting of several RISC-V derivatives for a broad range of application requirements, from very small-footprint and low-gate-count cores, to high-performance, high-frequency cores with advanced DSP capabilities, suiting from wireless sensors to 5G and AI chips. We are the experts in processor design, holding the leading position in RISC-V processor IP. Key to our success are highly skilled people developing our solution, understanding emerging technologies and making us compete with the best of the best. Our commercial teams make us reach global markets, with customers as far as Japan or US.

Are you the coordinator (or a participant) of this project? Plaese send me more information about the "CODASIP" project.

For instance: the website url (it has not provided by EU-opendata yet), the logo, a more detailed description of the project (in plain text as a rtf file or a word file), some pictures (as picture files, not embedded into any word file), twitter account, linkedin page, etc.

Send me an  email (fabio@fabiodisconzi.com) and I put them in your project's page as son as possible.

Thanks. And then put a link of this page into your project's website.

The information about "CODASIP" are provided by the European Opendata Portal: CORDIS opendata.

More projects from the same programme (H2020-EU.3.;H2020-EU.2.3.;H2020-EU.2.1.)

Colourganisms (2020)

Microbial production of custom-made, pure and sustainable anthocyanins

Read More  

CAARESYS (2019)

CAARESYS: vehicle passenger monitoring system based on contactless low emission radio frequency radar.

Read More  

RoboSynFarm (2019)

Robotic Synthesis Farm

Read More